I have seen FET gate bias in parallel schemes isolated by a diode to each FET. This would introduce a temperature gradient seemingly counter productive to stability. Can anyone explain it? David G3UNA